1
ı
J
i fin
П
-
11
-14

3

4

5

6

7

8

9

10

11

12

13

14

15

1.	An	appara	tus	wit	hin 🎢	a pi	pel:	ined	mic	ropr	oce	ssor	for
	forw	arding	, st	ore	inst	ruct	ion	resu	lts	to	a	pipe	line
	stag	e fo	r e	xecu	tion	of	a	load	ir	nstrı	ıcti	on,	the
	appa	ratus	COMY	orisi	ng!								

- result forwarding cache (RFC), for storing a plurality of store instruction results;
- comparison logic, for comparing a load address of the instruction with a plurality of addresses associated with said plurality of store instruction results to generate an address match signal; and

control logic \(\int \) configured to receive said match signal and selectively forward one of said plurality of store instruction results from said RFC to the pipeline stage in response to said match signal.

- The apparatus of claim 1, wherein said plurality of 1 2. store instruction results comprise data to be stored 2 3 from the microprocessor into a memory attached thereto.
- 1 3. The apparatus of claim 1, wherein said load address specifies a location of data to be loaded into the 2 microprocessor from a memory attached thereto. 3
- The apparatus of claim 1, wherein said RFC comprises a 1 2 plurality storage elements of for storing predetermined number of instruction results. 3



- 1 5. The apparatus of claim 4, wherein said instruction results are received by said RFC from an execution unit
- 3 of the microprocessor.
- 1 6. The apparatus of claim 4/7 wherein said plurality of
- 2 storage elements store said predetermined number of
- instruction results in a first-in-first-out manner.
- 1 7. The apparatus of claim 4, wherein said predetermined number of instruction results is five.
- 1 8. The apparatus of claim 1, wherein said load address and
 2 said plurality of store addresses comprise virtual
 3 addresses.
- 1 9. The apparatus if claim 8, wherein said virtual addresses comprise x86 linear addresses.

9

10

11

12

1

2

3

4

5

6

7

8

9



1 10. An apparatus for forwarding storehit data within stages
2 of a pipelined microprocessor, the apparatus
3 comprising:

1 %

- a result forwarding cache (RFC), configured to forward

 a first plurality of store instruction results;
- a data unit, configured to forward a second plurality
 of store instruction results; and

selection logic, coupled to said RFC and said data unit, for selectively providing one of said first and second plurality of store instruction results to a stage of the microprocessor pipeline executing a load instruction.

- claim 10, 11. The apparatus of. wherein said load instruction comprises a load address for specifying an address of data $t \phi$ be loaded into the microprocessor, wherein said selection logic is configured to forward one of said first and second plurality of store instruction results only if said load address matches one or more of Ia first and second plurality of store corresponding to said first addresses and second plurality of store instruction results.
- 1 12. The apparatus of claim 11, wherein selection logic 2 forwards said first plurality of store instruction 3 results forwarded by said RFC at a higher priority than

4



5

6

7

8

said second plurality of ktore instructions results forwarded by said data unit if said load address matches both one or more of said first plurality of store addresses and one or more of said second plurality of store addresses.

- 1 13. The apparatus of claim 1/1, further comprising:
- comparison logic, coupled to said selection logic, for 2 comparing said lad address with said first and 3 second plurality of store addresses to determine 4 5 whether said load address matches one or more of and second 6 said first plurality of store addresses. 7
- The apparatus of #laim 11, wherein said data unit is configured to forward said second plurality of store 2 instruction resu∦ts from a plurality of store buffers 3 of the microproc#ssor.
- The apparatus df claim 14, wherein said plurality of 15. 1 store buffers / is configured to store said second 2 plurality of store instruction results while said 3 second plurality of store instruction results 4 5 written to a memory coupled to the microprocessor.
- 16. The apparatus of claim 14, wherein said data unit is 1 configured to forward a newest one of said second 2 3 plurality of store instruction results if said load



address matches mor	e than	one	of	said	second	plurality
of store addresses.						
$\int_{\mathcal{C}}$						

1	17.	The apparatus	φf d	claim	11,	wherein	said	RFC	is
2		configured to							
3		plurality of s	ore	instruc	ction	results	if s	aid l	oad
4		address matches	more	than	one o	f said	first p	plural	ity
5		of store address	ses.						

Cat

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

1 18. An apparatus for detecting storehit conditions in a 2 pipelined microprocessor in a hierarchical manner, the 3 apparatus comprising:

first comparison logic, for comparing a load instruction logic address in a first stage of the pipeline with a first plurality of store addresses of first store instruction data in a plurality of stages of the pipeline subsequent to said first pipeline stage;

second comparison logic, for comparing said load address with a second plurality of store addresses of second store instruction data in a plurality of store buffers of the microprocessor; and

control logic, coupled to said first and second comparison logic, configured to determine which of said first and second store instruction data is newest based on said first and second comparison logic comparing.

- 1 19. The apparatus of claim 18, wherein said first
 2 comparison logic is configured to compare virtual
 3 addresses.
- 1 20. The apparatus of claim 18, wherein said second comparison logic is configured to compare physical addresses.



21.	An	aŗ	paratus	s for	sp	eculativ	L ly	for	warding	storehit	data
	in	a	microp	roces	sor	pipelin	e, t	he	apparatu	s compri:	sing:

- a plurality of virtual address comparators, for comparing a load address with a plurality of store addresses to generate a virtual match signal;
- a plurality of physical address comparators, for comparing said load address with said plurality of store addresses and generating a physical match signal; and
- control logic, for receiving said virtual and physical match signals and generating a stall signal for stalling the pipeline if said physical match signal indicates a match between said load address and one of said plurality of store addresses but said physical match signal indicates no match.
- 1 22. The apparatus df claim 21, further comprising:
- a data unit, configured to forward correct data

 specified by the load address to replace

 previously forwarded storehit data;
 - wherein said control logic is configured to deassert said said signal after said data unit forwards said correct data.

ıΩ
F
: -
Jī
; F
:1
:
, P ⁴
1

7

8

A pipelined microprocessor for speculatively forwarding storehit data from a first pipeline stage to a second 3 pipeline stage, wherein the storehit data is specified by a load address in the *econd stage, comprising: address region logic, configured to receive the load 5 address and generate a match signal to indicate 6 7 whether the load address is within one of a 8 plurality of non-cacheable address regions of the microprocessor address space stored therein; 9 forwarding logic, for forwarding the storehit data from 10 the first stage to the second stage during a first 11 12 clock cycle; and control logic, configured to receive said match signal 13 and to assert a stall signal during a second clock 14 cycle to stall the pipeline if the load address is 15 within one of said plurality of non-cacheable 16 address region\$. 17 The microprocessor of claim 23, further comprising: 1 a bus interface unit, for receiving data from a bus 2

- coupled to the microprocessor, said bus further 3 coupled to d system memory and a plurality of 4 5 peripheral devices; and
 - at least one response buffer, operatively coupled to second stage, receiving for load specified by the load address from said bus

ı
IJ
: 1
J
, =
H
: [=
-

interface unit,	and for	providing	g said	load	data
to the second	1 .				
if the load	address	is withi	n one	of	said
plurality of no	n-ca d heab	le address	region	ns.	

The microprocessor of daim 23, wherein said plurality 25. of non-cacheable regions stored in said address region logic are software-programmable.

31

2

8

9

10

11

12

13

14

26.	Α	method	for	forwar	ding	stor	ehit	data	in	а
	mic	roprocess	or pir	oeline,	the m	ethod	compr	ising:		

- condition, storehit wherein load 3 detecting instruction in a stage of the pipeline specifies 4 data generated by # previous store instruction, 5 6 wherein said data is still present pipeline; 7
 - determining whether sate data is present in a result forwarding cache of the microprocessor;
 - selectively forwarding said data from said result forwarding cache; to said stage if said data is in said result forwarding cache; and
 - selectively forwarding said data from a data unit of the microprocessor to said stage if said data is not in said result forwarding cache.
- 1 27. The method of claim/26, further comprising:
- storing results dath of each store instruction executed

 by an execution unit of the microprocessor in said

 result forwarding cache.
- 1 28. The method of claim 26, wherein said detecting said 2 storehit condition comprises:
- comparing an address of said data specified by said
 load instruction with a plurality of store



29.

1
instruction result data addresses stored in the
pipeline below said stage; and
determining said address matches one or more of said
plurality of data addresses.
The method of claim 26, wherein said determining
whether said data is present in said result forwarding
cache comprises:
comparing an address of said data specified by said
load instruction with a plurality of store
instruction result data addresses stored in a
predetermined number of stages of the pipeline
below said stage;
wherein said predetermined number equals a number of
result entries in said result forwarding cache.

1




A method for speculatively forwarding storehit data in 30. a microprocessor pipeline, the method comprising: 2 speculatively forwarding storehit data from a first 3 stage to a second stage of the pipeline based on a 4 5 virtual address comparison between a load address 6 and a plurality of store addresses; detecting a virtual aliasing condition with respect to 7 said load address and one of said plurality of 8 store addresses based on a physical 9 comparison between said load address and said 10 plurality of **\$**tore addresses after 11 said speculatively forwarding; and 12 stalling the pipeline in response to said detecting 13

said virtual aliasing condition.

- 31. The method of claim β 0, further comprising:
- 2 forwarding correction data from a third stage of the
- 3 . pipeline to said second stage after said stalling
- 4 the pipeline; and
- 5 unstalling the pipeline after said forwarding said
- 6 correction data.
- 1 32. The method of claim 30, wherein said virtual aliasing
- 2 condition comprises a condition wherein said load
- address and one of said plurality of store addresses
- are different, but wherein said load address and said







- 1 33. The method of claim 30, wherein said storehit data 2 comprises a store instruction result within the 3 pipeline having an identical physical store address as 4 said physical load address.
- 1 34. A method for speculatively forwarding storehit data in
 2 a microprocessor pipeline, the method comprising:
 3 detecting a storehit condition by comparing a load
 4 address with a plurality of store addresses;
 5 speculatively forwarding storehit data in response to
 6 said detecting said storehit condition;
 7 determining said load address is within a non-cacheable
 - determining said load address is within a non-cacheable address region subsequent to said speculatively forwarding; and
- stalling the pipeline in response to said determining
 said load address is within a non-cacheable
 address region.